Google in Sunnyvale is hiring an ASIC Design Verification Engineer to shape the future of AI/ML hardware acceleration. You will verify complex digital designs and contribute to TPU architecture and its integration within data-center accelerators.
You’ll work on planning verification, building constrained-random environments with SystemVerilog and UVM, and drive coverage to tape-out, collaborating with design engineers and verification teams across Google's AI infrastructure initiatives.
#J-18808-Ljbffr