Impinj is seeking a Senior Layout Design Engineer to join the Silicon Engineering team in Seattle. You will lead complex IC floorplanning and tapeout activities, coordinating with analog, digital, and process teams to deliver high-performance RFID silicon.
Ideal candidates have 12+ years of RF/mixed-signal layout experience, Cadence Virtuoso expertise, and a track record of successful tapeouts in advanced nodes.
#J-18808-Ljbffr