Chelsea Search Group in Minneapolis, MN seeks a Lead Design Verification Engineer to architect UVM-based environments for digital SoCs and drive verification methodology, schedules, and staffing for a growing ASIC program. You will mentor engineers, own testplan development, coverage strategies, and sign-off criteria, while collaborating with design, validation, and customers.
Requires 8+ years of ASIC/SoC verification and strong SystemVerilog/UVM expertise, with US citizenship and ability to
#J-18808-Ljbffr