A leading recruitment firm is seeking a skilled Verification Design Engineer (Mid/Sr/Princ) in Sunnyvale, California. The role involves creating UVM testbench environments for a custom AI processor, ensuring proper functionality through developed infrastructure and collaboration with design teams. Candidates should possess at least 3 years of experience with UVM testbenches, knowledge of System Verilog, and proficiency in Python. This position offers a dynamic environment focused on innovative architecture and verification methodologies.
#J-18808-Ljbffr
#J-18808-Ljbffr