Meta designs advanced ML hardware accelerators and SoCs in Sunnyvale, CA. You will contribute to digital ASIC design, micro-architecture, RTL coding, and IP integration while collaborating with DV, PD, and architecture teams.
Ideal candidates hold a bachelor’s in CS/CE, 6+ years of hardware design experience, and a strong track record in performance and power optimization. Meta offers competitive compensation, equity, and benefits.
#J-18808-Ljbffr