A leading memory solutions company in Richardson, Texas is looking for a Principal Memory Design Engineer to design, simulate, and optimize DRAM circuits. The role involves leading layout processes, ensuring robust verification, and collaborating cross-functionally to drive innovation in memory technology. Candidates should possess expertise in CMOS design, layout tools like Cadence Virtuoso, and experience with circuit simulations. Benefits include comprehensive health plans, paid leave, and a commitment to professional growth.
#J-18808-Ljbffr
#J-18808-Ljbffr