Apple is seeking a Design Verification Engineer in Cupertino, CA to verify functionality and performance of Apple’s SOCs. You will develop test plans, coverage, and testbenches while collaborating with design, architecture and software teams.
You’ll work across IPs and subsystems, ranging from Neural Engine hardware to high-speed I/O and memory subsystems, contributing to next-generation verification methodologies.
#J-18808-Ljbffr