Meta Platforms, Inc. is seeking a Design Verification Engineer to work in Sunnyvale, California. The role involves collaborating with researchers and engineers to validate core IP implementations and develop verification plans.
Candidates should have a Bachelor's degree in a relevant field and 5+ years of experience in Verilog and SystemVerilog verification, with proficiency in EDA tools and scripting. A commitment to continuous improvement and teamwork is essential. The role offers a competitive salary, benefits, and opportunities for professional growth.
#J-18808-Ljbffr