Description
As a Cellular ASIC Design Engineer, you’ll develop and optimize design and implementation methodology for integrated circuits across multiple focus areas including area efficiency, power optimization, and design technology co-optimization. You’ll design innovative products at the block/IP-level and system-level in advanced process technologies (3nm, 2nm and beyond).Your primary responsibilities will involve developing best-in-methodologies for optimizing Power, Performance, Area, and Cost efficiency metrics through various approaches:DESIGN FLOW & METHODOLOGY DEVELOPMENT:- Establish design guidelines, methodologies, and standards for synthesis, place-and-route, timing closure, and signoff processes- Develop and optimize EDA tool flows including synthesis tools (DC/DCT/DCG/Genus/Oasis), P&R tools (ICC2/Fusion/Innovus/Aprisa), and signoff tools (PT/PT-SI/Tempus)- Drive timing convergence process improvements across design teams to enhance design PPA and yield- Create and maintain comprehensive design flows, scripts, and automation tools to improve design productivity and reduce turnaround timePHYSICAL DESIGN & IMPLEMENTATION:- Identify utilization bottlenecks in physical design and develop architectural, design, and implementation-level solutions to improve utilizations- Work with physical design teams on timing closure, collaborating with CAD teams, IP teams and Design Technology teams for flow scripts/tools development and validation- Understand RTL to GDS digital flow and provide hands‑on contribution for timing signoff of complex SOCsANALYSIS & VALIDATION:- Perform design technology co-optimization analysis, including optimal operating point analysis for performance/power curves and identification of scaling trends and bottlenecks in advanced technology nodes- Conduct Spice simulations (Hspice/Finesim/AFS/Spectre/Infinisim) for PVT corners validation and STA vs spice correlation- Perform timing package validation across advanced process technologies and timing signoff specification development- Conduct in‑depth analysis of design databases and silicon validation data to identify critical issues and improve overall design metrics- Understand intricate timing paths (digital, analog, mixed signal) and timing constraints, providing solutions as requiredPOWER & PERFORMANCE OPTIMIZATION:- Develop and implement voltage scaling and power optimization methodologies including clock gating, power gating, and dynamic voltage/frequency scaling techniques- Use power analysis tools (RedHawk/SeaHawk/Voltus) for comprehensive power signoff and optimization- Facilitate and drive STA methodology improvements using industry‑leading timing tools and ECO methodologiesMULTI‑FUNCTIONAL COLLABORATION:- Collaborate closely with technology and IP teams to enhance efficiency through custom and semi‑custom IP development- Work closely with process technology, front-end design, physical implementation, CAD, and multi‑functional teams to develop innovative solutions- Support advanced process technology bring‑up from PDK to VLSI design production- Drive DFT (Design for Test) methodology improvements including scan insertion, ATPG, and built‑in self‑test strategiesTECHNICAL LEADERSHIP:- Stay ahead of industry trends and emerging technologies to continuously improve design methodologies- Apply strong programming skills (Python, Perl, TCL, Unix shell, C/C++) for methodology automation and enhancement- Apply ML modeling experience for advanced design optimization and predictive analysis
#J-18808-Ljbffr