ASIC Engineer, Implementation - Timing

Summary:

Meta's Silicon Engineering team is building custom silicon solutions that power the infrastructure behind Meta's AI and data center workloads at scale. As an ASIC Engineer focused on Implementation, you will drive the physical realization of complex custom chips from RTL through tapeout, working across synthesis, place-and-route, timing closure, and signoff. In this role, you will collaborate with architecture, design, and verification teams to deliver high-performance, power-efficient silicon that meets aggressive PPA targets for Meta's next-generation infrastructure platforms.

Required Skills:

ASIC Engineer, Implementation - Timing Responsibilities:

1. Develop Timing Constraints for RTL‑Synthesis and PrimeTime‑STA for the blocks and the top‑level including SOC. Analyze the inter‑block timing and come up with IO budgets for the various partition blocks

2. Develop SOC Timing Full chip Flat & Hierarchical Constraints for Functional & DFT Modes

3. Perform STA for full chip and Physical partition blocks using PrimeTime

4. Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power

5. Developing Automation scripts and Methodology for all FE‑tools including ( Synthesis, STA)

6. Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks

7. Interact with Physical Design Engineers and provide them with timing/congestion feedback

Minimum Qualifications:

Minimum Qualifications:

1. Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

2. Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience

3. 6+ years of experience with Timing Analysis

4. Experience with developing full chip flat & hierarchical timing constraints

5. Experience with AOCV/POCV timing analysis , SI noise analysis

6. Experience with running Static Timing Analysis for full chip using DMSA

7. Knowledge of front‑end and back‑end ASIC flows

8. Experience with communicating across functional internal teams and vendors

Preferred Qualifications:

Preferred Qualifications:

1. Experience with SOC Design Integration & Front End Implementation

2. Experience with Back End PD tools such as Fusion Compiler, Innovus

3. Experience with Front End Synthesis tools such as Design Compiler, Genus

Public Compensation:

$146,000/year to $209,000/year + bonus + equity + benefits

Industry:

Internet

Equal Opportunity:

Meta is proud to be an Equal Employment Opportunity and Affimative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E‑Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at