A leading technology company in Sunnyvale, California, is seeking an experienced ASIC Design Verification Engineer to work on cutting-edge TPU technology. This role involves verifying complex digital designs and developing verification environments using SystemVerilog. The ideal candidate should have a Bachelor’s degree in a relevant field and considerable experience in design verification. Competitive salary range is $132,000-$189,000 plus bonuses and benefits.
#J-18808-Ljbffr
#J-18808-Ljbffr