SiFive, Inc. is seeking a Staff Design Verification Engineer in Boston to drive verification of next-generation cache-coherent interconnect subsystems. You will own complex verification problems and enhance the overall verification quality.
The ideal candidate has 7+ years of ASIC/SoC design verification experience, strong abilities in SystemVerilog and UVM, and a comprehensive understanding of cache-coherent systems.
#J-18808-Ljbffr