SiFive is seeking a Staff Design Verification Engineer to drive verification of high-performance CPU cores. This staff role spans Frontend, Midcore, Load-Store Unit, and hardware prefetch, requiring strategy, debug, and scalable DV methodology.
You will work with architecture, RTL, performance, and DV teams to ensure design intent is captured and risks are identified early. The successful candidate will have 7+ years in ASIC/CPU verification, strong SystemVerilog and UVM skills, and a deep
#J-18808-Ljbffr