STA (Static Timing Analyst) - ASIC Design

STA (Static Timing Analyst) - ASIC Design

JOB DESCRIPTION

Experience with Integration for STA: including Hyperscale and hierarchical analysis with parasitic stitching, IO budgeting, and flat parasitic extraction.

1. Timing closure with various timing ECO including transition, setup, hold, noise, crosstalk, and power recovery.
2. Familiarity with various on-chip variation including AOCV, POCV and voltage, temperature, aging-based timing derates.

This role expects you to be responsible for closing timing at block, sub-chip, and full-chip levels, performing quality checks such as setup, hold, transition, and noise, while managing ECO tasks. Your role may include extraction and STA flow development, convergence strategies.

REQUIRED SKILLS AND EXPERIENCE

1. Timing closure with various timing ECO including transition, setup, hold, noise, crosstalk, and power recovery.
2. Familiarity with various on-chip variation including AOCV, POCV and voltage, temperature, aging-based timing derates.

Compensation: $70/hr to $75/hr. Exact compensation may vary based on several factors, including skills, experience, and education.

Benefits: Benefit packages for this role will start on the 31st day of employment and include medical, dental, and vision insurance, as well as HSA, FSA, and DCFSA account options, and 401k retirement account access with employer matching. Employees in this role are also entitled to paid sick leave and/or other paid time off as provided by applicable law.

Seniority level

Mid-Senior level

Employment type

Contract

Job function

Design and Engineering

Industries

Staffing and Recruiting