Ayar Labs in San Jose, CA is seeking a Sr. Staff Engineer for Package and Interconnect Reliability to lead qualifications for advanced silicon photonics products. You will ensure the structural and thermal integrity of complex 3D IC packaging, collaborating with partners like TSMC.
The ideal candidate holds a BS degree and has 6+ years of experience in semiconductor packaging reliability, specifically in next-generation optical assembly methods. A salary range of $180,000 - $223,000 is offered.
#J-18808-Ljbffr