BayOne Solutions is seeking a collaborative Design Verification Engineer with 5-12 years of industry experience to help create top-tier SoC verification strategies and test environments. You will participate in architectural decisions and verification planning to ensure first-time-right delivery.
Responsibilities include UVM-based environments, block- and system-level plans, and debug leadership. A strong background in SystemVerilog and high-speed interfaces is preferred for influencing silicon
#J-18808-Ljbffr