A leading engineering firm in Santa Clara is looking for a Design Verification Engineer to join their team. In this role, you will validate advanced System-on-Chip designs and work closely with architects and design engineers. The ideal candidate will have extensive experience with SystemVerilog, UVM, and a proactive approach to problem-solving. Competitive compensation and comprehensive benefits are offered.
#J-18808-Ljbffr
#J-18808-Ljbffr