GlobalFoundries in Santa Clara is seeking a PMTS ASIC Digital Design Engineer to lead architecture implementation, microarchitecture development, and RTL design for high-performance processor cores and subsystem components.
You will collaborate with architecture, verification, physical design, DFT, firmware, and software teams to deliver competitive processor products meeting performance, power, area and schedule targets across complex SoC programs.
#J-18808-Ljbffr