A leading technology firm is looking for a professional with extensive experience in physical design, particularly in clock tree design and implementation. Candidates should be highly skilled in digital timing concepts and have expertise in physical verification tools such as Calibre and ICvalidator. The role involves ensuring timely delivery of clean GDSII for tapeout and supporting signoff verification. Ideal candidates will also have experience with FinFET technologies and advanced nodes up to 3nm.
#J-18808-Ljbffr
#J-18808-Ljbffr