Sivaltech is seeking an experienced PCIe IP Design Engineer to join our high-performance IP development team. The candidate will design and develop PCI Express IPs, focusing on RTL design, microarchitecture, and high-speed interfaces.
The role requires hands-on PCIe IP design (Gen4/Gen5/Gen6 preferred), Verilog/SystemVerilog RTL coding, and a deep understanding of PCIe protocol architecture, including TL, DLL, PHY, LTSSM, and DMA concepts.
#J-18808-Ljbffr