Micron Technology in San Jose, CA is seeking an experienced ASIC Architect to define and evolve architectures for next‑gen memory and compute solutions. You will lead block‑level specs, guide RTL design, and collaborate with multi‑disciplinary teams to ensure successful implementation from concept through tape‑out.
The role demands deep expertise in Verilog-SystemVerilog, backend flows, and system‑level modeling, with strong communication skills and a track record of delivering complex ASIC
#J-18808-Ljbffr