Blue Origin is seeking an experienced Principal Modem PHY IP Design Verification Engineer to lead verification of advanced modem PHY IP for the Terawave program. The role centers on building scalable verification environments, developing testbenches, and ensuring robust delivery across simulation, emulation, prototyping, and silicon bring-up.
The ideal candidate combines strong DSP/PHY knowledge with SystemVerilog and UVM expertise, collaborating with RTL, firmware, FPGA, and validation teams in
#J-18808-Ljbffr