Blue Origin LLC invites applications for a Principal Modem PHY IP Design Verification Engineer to lead verification for Terawave modem PHY IP. You will craft verification strategies and build scalable environments, ensuring accurate RTL behavior across simulation, emulation, and silicon bring-up.
The role requires 10+ years in digital verification, strong SystemVerilog/UVM skills, and experience with DSP/modem IP.
#J-18808-Ljbffr