Annapurna Labs (U.S.) Inc. in Cupertino, CA seeks experienced Design Verification Engineers to build the next generation of cloud server chips.
As part of the Cloud-Scale Machine Learning Acceleration team, you’ll verify SOC designs, integrate IPs, and mentor engineers to drive scalable silicon performance. This role requires 8+ years in verification using SystemVerilog and UVM. The position offers a competitive package and opportunities to shape systems used by customers worldwide.
#J-18808-Ljbffr