A leading semiconductor company is seeking a Senior Technical Leader to shape Memory PHY technology. You will drive architectural direction and technical decisions for cutting-edge designs in mixed-signal circuits and influence critical project outcomes. Ideal candidates will have over 15 years’ experience in analog and mixed-signal design, especially in high-speed technologies. Join a collaborative team that values deep technical ownership and innovation, while shaping the future of computing architecture.
#J-18808-Ljbffr
#J-18808-Ljbffr
Senior Memory PHY Architect — Lead High‑Speed I/O & SoCs in santa clara at Unknown Company
This position is listed as full time and onsite.