A leading tech firm in Redmond seeks an experienced verification engineer to define and implement UVM environments. Candidates must have over 10 years of experience in UVM testbench development, block level verification, and RTL debugging. The role includes creating test plans and supporting post-silicon verification activities. This position offers an opportunity to work on advanced technology in a dynamic environment.
#J-18808-Ljbffr
#J-18808-Ljbffr