GCS Recruitment is seeking an FPGA Engineer to design and integrate programmable logic for phased-array communication systems. The role involves RTL development, timing closure, and close collaboration with hardware engineers to ensure reliable data paths across FPGA hardware and custom silicon.
You will use JTAG and logic analyzers in a fast-paced lab, contributing to system integration, testing, and verification across multiple hardware platforms.
#J-18808-Ljbffr