Senior FPGA Engineer: Low-Latency Systems Lead

DRW is seeking a Senior FPGA Engineer to join our trading teams in NYC, Chicago, or London. This role requires experience in FPGA hardware engineering and strong skills in RTL logic design.

The candidate will participate in full development lifecycles and engage in critical tasks such as architecting new applications, evaluating hardware, and debugging in a lab setting. An attractive salary ranging from $225,000 to $325,000 is offered along with comprehensive benefits.