Senior FPGA Design Engineer - Memory Test & RTL Architect

Teradyne’s Memory Test Division seeks an FPGA Engineer to develop next‑generation memory test solutions. You will architect FPGA designs for Flash and DRAM test instrumentation, guide junior engineers, and convert complex customer requirements into robust, extensible implementations.

Ideal candidates have 8+ years in FPGA design, strong RTL/Verilog skills, and experience with FPGA tool flows and lab validation. Occasional travel may be required.