Amazon is seeking experienced Design Verification Engineers for the MLA team to design and optimize custom silicon for cloud AI workloads. You will verify SOC designs, integrate IPs, and develop comprehensive test plans and testbenches for Inferentia/Trainium chips in AWS data centers.
You will work with multiple verification platforms, use SystemVerilog/UVM, and mentor junior engineers while contributing to silicon yield and performance improvements on a global scale.
#J-18808-Ljbffr