Qubika is seeking a Design Verification Engineer to advance block-level IP and MP subsystem verification across our software-enabled solutions. You will craft verification architectures, develop testbenches, and apply SystemVerilog/UVM, C-DPI, and formal methods to ensure robust verification closure.
The role involves triaging regressions, debugging simulations, and collaborating with SoC DV teams to address integration issues.
#J-18808-Ljbffr