Jobtailor in the United States seeks a senior verification engineer to advance verification for coherent interconnect IPs, owning testbench development and SystemVerilog/UVM environments. You will collaborate with SoC, design, and performance teams to ensure robust verification across projects.
The role demands 8–10+ years in verification, strong ARM protocol experience (CHI/AXI/ACElite), and scripting skills.
#J-18808-Ljbffr