PATTERNS LLC in Santa Clara, CA is seeking a senior verification engineer to architect and drive functional verification for multi-core SoCs. You will develop reference models, bus-functional monitors, and drivers, and may lead a project team.
The role emphasizes writing test plans with random techniques, building coverage-driven verification, debugging, and integrating tools in a Linux environment. Strong C++ and ARM assembly skills are preferred, along with deep SystemVerilog/UVM experience.
#J-18808-Ljbffr