Senior Design Verification Architect for DDR & Memory

Renesas Electronics Corporation is seeking a Principal Design Verification Engineer in Chandler, AZ to provide technical leadership for verification of next‑generation semiconductor memory interface products, including data buffer silicon.

You will drive verification strategy and execution for complex digital designs, employing SystemVerilog and UVM, with opportunities to lead and mentor a verification team across block and system level verification.