SiFive is seeking a Principal Design Verification Engineer to lead verification strategy and execution for CPU core hardware prefetch in a high‑performance out‑of‑order core.
This senior tech‑lead role will define architecture‑aware verification strategy, identify microarchitectural risk early, solve the most challenging hardware prefetch verification problems, and raise verification quality across the broader CPU DV organization.
#J-18808-Ljbffr