Intel Corporation seeks a Senior CPU RTL Design Engineer - Power Management to help architect and deliver power-efficient CPU microarchitectures. You will design and validate RTL for CPU IP blocks with emphasis on DVFS and power-state transitions.
Collaborate with architecture, verification, and physical design teams to optimize PPA, validate multi-clock domains, and contribute to full-chip delivery in a hybrid work model.
#J-18808-Ljbffr