SiFive, Inc. in Austin, Texas, seeks a Principal Design Verification Engineer to lead verification strategy for the CPU Core Frontend in a high‑performance out‑of‑order core.
You will define architecture‑aware strategies, identify microarchitectural risk early, and drive verification quality across the DV organization. You will mentor engineers, develop test plans and coverage, and coordinate with architects from feature definition through sign‑off, tackling memory management unit verification
#J-18808-Ljbffr