Ericsson GmbH in Austin, Texas is looking for an ASIC Design Verification Engineer to join their team. This role involves building transaction-level models and performing block-level ASIC verification. Candidates should possess several years of hands-on verification experience and a proven track record with SystemVerilog and UVM.
In addition to a competitive salary, Ericsson offers multiple medical and dental plans, a 401(k) plan with company contributions, generous paid time off, and support for maternity/parental leave.
#J-18808-Ljbffr