Senior ASIC Physical Verification Engineer

Annapurna Labs (U.S.) Inc. in Austin, Texas is seeking an ASIC Physical Design Integration and Verification Engineer to ensure quality and manufacturability of complex semiconductor designs through physical verification.

You will drive full chip floorplanning, sign-off, and implement robust verification methodologies. The role requires strong scripting, extensive back-end design experience, and collaboration with layout teams.