Tektronix in Boulder, CO is seeking an experienced ASIC Physical Design Engineer to join a premier design center. You will drive physical design implementation from RTL to GDSII, including floorplanning, place-and-route, clock tree synthesis, and signoff tasks.
You will collaborate with RTL, DFT, analog, packaging, and product teams to ensure timing-closed, manufacturable tapeouts. The role requires 5+ years in ASIC physical design, with strong scripting and industry-tool proficiency.
#J-18808-Ljbffr