GlobalFoundries in Santa Clara, CA is seeking a PMTS Digital Design Engineer to drive architecture implementation, microarchitecture development, and RTL design of high-performance processor cores and subsystems.
You will partner with architecture, verification, physical design, DFT, firmware, and software teams to meet performance, power, area, and schedule targets, and mentor engineers while shaping next-generation processors.
#J-18808-LjbffrSenior ASIC Digital Design Engineer: Processor RTL & IP in santa clara at Unknown Company
This position is listed as full time and onsite.