A technology consulting firm is seeking an Analog Layout Engineer in San Francisco to design and implement high-performance integrated circuits for AI applications. The ideal candidate has over 8 years of experience in analog layout design, proficiency with verification tools, and strong organizational skills. Offered benefits include competitive pay, comprehensive insurance, and career advancement opportunities.
#J-18808-Ljbffr
#J-18808-Ljbffr
Senior Analog IC Layout Engineer for AI Applications in san francisco at Unknown Company
This position is listed as full time and onsite.