Principal DV Lead: Cache-Coherent Interconnect

SiFive is seeking a Principal Design Verification Engineer in Austin, TX to lead verification strategy for a scalable cache-coherent interconnect subsystem used in high-performance CPU and SoC platforms.

This principal tech-lead role spans architecture-aware verification, RTL, formal, performance, and design verification teams to ensure correct data movement, protocol correctness, and robust subsystem integration.