Principal DDR6 Verification Architect

Renesas Electronics Corporation is seeking a Principal Design Verification Engineer to lead verification for next-generation semiconductor memory interface products, including data buffer silicon. The candidate will drive verification strategy and ensure functionality and performance, with deep SystemVerilog and UVM expertise.

Preferred background includes DDR/ memory interfaces; ownership of verification efforts and ability to mentor a team are essential.