SiFive is seeking a Principal Design Verification Engineer to lead verification strategy for a high‑performance CPU subsystem. The role spans OoO core development and cache‑coherent interconnect behavior, requiring architecture‑aware verification planning and strong technical judgment.
You will collaborate with architecture, RTL, formal, performance, and DV teams to ensure design intent is captured, debugability is considered early, and signoff quality is achieved.
#J-18808-Ljbffr