AWS UC team member in Austin is seeking an experienced STA engineer to design and optimize timing analyses for block and full-chip, writing and validating constraints, and delivering automated reports. You will collaborate with physical design and RTL/Arch teams to improve performance, cost, and reliability in a fast-paced environment.
Qualifications include a BS/MS/PhD in EE/CS with 1+ year of STA practice, scripting in Tcl/Perl/Python, and experience with PrimeTime or Tempus.
#J-18808-Ljbffr