SBT is confidentially developing advanced compute silicon with a focus on high-performance memory subsystems. The role involves defining architecture, designing memory arrays, and coordinating with CPU, SoC, andFoundry teams to integrate memory IP from early design through production.
Ideal candidates have deep expertise in SRAM, cache memory, register files, timing circuits, and peripheral logic, and can drive multi-silicon programs from concept to tapeout with strong cross-functional
#J-18808-Ljbffr