SiFive, Inc. is seeking a Principal Design Verification Engineer to lead verification strategy for a scalable cache-coherent interconnect subsystem used in high-performance CPU and SoC platforms.
This principal tech-lead role requires defining architecture-aware verification strategies, identifying risk early, solving complex subsystem-level problems, and raising verification quality across the broader interconnect verification effort.
#J-18808-Ljbffr