A technology company based in California is seeking a Principal Design Verification Engineer to ensure the quality of next-gen AI connectivity ASICs. This role involves defining verification strategies, owning the verification lifecycle, and mentoring team members. Candidates should have a Bachelor's in Electrical Engineering, over 10 years of relevant experience, and expertise in SystemVerilog. The salary range is between $185,000 to $230,000, depending on experience.
#J-18808-Ljbffr
#J-18808-Ljbffr