Astera Labs is seeking a Principal Design Verification Engineer to own functional verification of high-speed SerDes/PHY IP. You will architect verification environments, drive coverage, and ensure first-pass silicon success across analog/digital boundaries powering rack-scale AI platforms.
You will collaborate with PHY analog/mixed-signal designers, digital architects, and SoC teams to verify multi-Gbps SerDes blocks for PCIe Gen6/Gen7, UALink, UCIe, and Ethernet connectivity.
#J-18808-Ljbffr